W E L C O M E
P O R T R A I T
R E S E A R C H
E V E N T S
E D U C A T I O N
S T U D E N T A R E A
..Vorlesungen
....Analog ICs
......Übungen
....Analog-to-Digital Converters
....Communications Elec.
....Halbleiterbauelemente
....Halbleiter Simulation
....Monte-Carlo Simulation
....Organic and Nano- structured Optics and Electronics
....Power Semiconductors
....Quantum Transport for Engineers
....Solid State Electronics
....VLSI I: Architektur
....VLSI II: Design
....VLSI III: Test
..PPS
..Fachpraktika
..Semester und Diplomarbeiten
..Integrated Systems Seminar
..Design Zentrum DZ
P U B L I C A T I O N S
J O B O F F E R S
C O N T A C T S
I I S I N T E R N A L
Analog Integrated Circuits
printable version

Vorlesungsverzeichnis

227-0166-00L "Analog Integrated Circuits"

Dozenten

Huang, Q.

Umfang/Kredit

4G im 5. und 7. Semester (HF, 6KE)

Zielsetzung

This course provides a foundation in analog integrated circuit design.

Inhalt

Review of bipolar and MOS devices and their small-signal equivalent circuit models; Building blocks in analog circuits such as current sources, active load, current mirrors, supply independent biasing etc; Amplifiers: differential amplifiers,cascode amplifier, high gain structures, output stages, gain bandwidth product of op-amps; Stability; Comparators; Second-order effects in analog circuits such as mismatch, noise and offset; A/D and D/A converters; Analog multipliers; Introduction to switched capacitor circuits from an IC designer's point of view; Oscillators.

The exercise sessions aim to reinforce the lecture material by well guided step-by-step design tasks. The circuit simulator SPECTRE is used to facilitate the tasks. There is also an experimental session on op-amp measurements.

Unterlagen

Gray & Meyer, Analysis and Design of Analog Integrated Circuits, 5th Ed., Wiley, 2010

Vorlesungsskript

Organisation

Ankündigung

Übungen

Vorlesung: FR 10-12, ETZ E6
Assistenten: Bettini, Blattmann, Fateh, Kleier
Übung: FR 13-15, ETZ D96, ETZ E6, ETZ J68.2
Koordinatoren: Schekeb Fateh fateh@iis.ee.ethz.ch
Luca Bettini bettini@iis.ee.ethz.ch

Last change: 19 September 2011    Author:  Qiuting Huang